Cryogenic In-Memory Computing Circuits with Giant Anomalous Hall Current in Magnetic Topological Insulators for Quantum Control

K. Qian^{1*}, A. Lee^{2*#}, Z. Xiao^{1,3*}, H. He⁴, S. Cheung¹, Y. Liu⁵, F. P. Nugraha¹ and Q. Shao^{1,3#}

¹HKUST, Hong Kong, China; ²InstonTech, Suzhou, China; ³AI Chip Center for Emerging Smart Systems, Hong Kong; ⁴UCLA, CA, USA; ⁵Harbin Institute of Technology, Shenzhen, China *Equal contribution; [#]Email: <u>eeqshao@ust.hk</u>

Abstract-Cryogenic in-memory computing, operating at temperatures below 4.2 K, offers high performance and energy efficiency in computation-intensive environments, especially for quantum controls. Spintronic memristors based on anomalous Hall effect (AHE) can be utilized with advantages of multi-bit bipolar weights and nearly unlimited endurance. However, there exists two major challenges in realizing an AHE-based neural network (NN): first, anomalous Hall resistances $R_{\rm H}$ typically range in the order of a few ohms in conventional ferromagnets; second, signal-to-noise ratio of summation and read disturbance can lead to errors in NN operation. In this work, we demonstrate large $R_{\rm H}$ of 12 k Ω at 2 K using a magnetic topological insulator (MTI) utilizing the quantum AHE, and for the first time, propose and experimentally verify the multiply-and-accumulate operation of a transverse-read Hall-current based neural network (Hall NN). Simulation of the proposed MTI Hall NN achieves matching accuracy to a full-precision network in the noisy qubit state preparation task. Compared with the MRAM NN, the MTI NN features a 90% lower write energy and 10 times higher TOPS/W showing the promise of MTI Hall NNs.

I. INTRODUCTION

The advent of AI has brought forth new opportunities for hardware accelerators built upon memristor crossbars which promise efficient and high-speed matrix multiplications [1-3]. In the quantum computing system, deep reinforcement learning (RL) has been applied for tasks such as quantum error correction [4], real-time quantum feedback [5] and state preparation [6]. RL can outperform commonly used conventional algorithms in quantum control tasks [7]. Until now, quantum systems are cooled to cryogenic temperatures, while RL agents are controlled by classical hosts such as GPUs and TPUs at room temperature (Fig. 1). The development of cryogenic in-memory computing (IMC) is a solution for quantum control with improved computing speed and energy efficiency [8]. Among memristor candidates, magnetic devices have advantages of high speed, low power, and practically unlimited endurance. The majority of magnetic neural network (NN) designs have focused on magnetoresistive randomaccess memories (MRAMs), and much less around Hall-based devices [9-10]. The Hall resistance R_H has the unique ability to implement positive, negative, and zero weights which would otherwise require differential devices [11]. While traditional ferromagnets (FMs) usually have $R_{\rm H}$ in the range of several ohms, magnetic topological insulators (MTIs) can exhibit increased $R_{\rm H}$ with decreasing temperature and be quantized at 25.6 k Ω (named quantum anomalous Hall effect) in ultralow temperatures, making them ideal for cryogenic IMC. However, due to the four-way conducting nature of Hall devices, there has yet to be experimental demonstration of a functioning Hall NN. Prior designs attempting to form multiply-and-accumulate (MAC) functions suffer from signal shorting when attempting to sum Hall voltages $V_{\rm H}$ and resulting in low SNR [12]. In this work, we propose and for the first time experimentally demonstrate the basic operations of an energy-efficient MTI Hall NN architecture with low read disturbance using a transverse-read Hall-current-based MAC. Our algorithm and circuit-level simulations of an MTI Hall NN array inference show accuracy matching that of full-precision networks for qubit state control and lower energy consumption compared with existing MRAM and CMOS technologies.

II. DEVICE CHARACTERIZATION

MTI and FM (reference) Hall devices were fabricated for the Hall NN design verification. The FM Hall device is composed of $Ta(3)/Co_{20}Fe_{60}B_{20}(1)/MgO(2)/TaO_x(3)$ on a Si/SiO₂ wafer deposited via magnetron sputtering. The MTI is made of molecular beam epitaxy-grown single-crystalline $(Cr_{0.15}Bi_{0.26}Sb_{0.59})_2$ Te₃ thin films with AlO_x capping on GaAs substrates. The optical image and fabrication procedure of the MTI Hall device are shown in Fig. 2. As shown in Figs. 4a-b, $R_{\rm H}$ of FM and MTI Hall devices are 4 Ω and 12 k Ω , respectively. When a longitudinal current I_x flows through the device, $V_{\rm H}$ proportional to the device magnetization m_z and $I_{\rm x}$ can be observed on the transverse channels (Figs. 4c-d). The ratio between $V_{\rm H}$ and $I_{\rm x}$ is characterized as $R_{\rm H} = R_{\rm yx} = V_{\rm H}/$ I_x . If the transverse Y channel is clamped at an additional voltage V_{clamp} as shown in Fig. 3b, the current in the Y direction can be attributed to both AHE and V_{clamp} , which is expressed as $I_y = (V_{\text{clamp}} - I_x R_H)/R_{\text{YY}}$, where R_{YY} is the transverse-channel resistance. The measured I_v with V_{clamp} are shown in Figs. 4e-f. V_{clamp} on the device is crucial to ensure each cell operates independently regardless of states of other devices during MAC operations. $R_{\rm H}$ can be electrically programmed via current-induced spin-orbit torque under an assisting magnetic field along the current direction. As shown in Fig. 5b, our critical switching current density $J_{\rm C}$ is 4.0 x 10⁵ A/cm², an order of magnitude lower than that of FM [11]. The switching behavior is modeled as shown in Fig.3a.

III. HALL NEURAL NETWORK

An NN accelerator requires the efficient implementation of the MAC function. Previous works have proposed the accumulation/summation of $V_{\rm H}$ through connecting the channels for $V_{\rm H}$ in series, as shown in Fig. 6a [12]. However, the resulting total voltage $V_{\rm total}$ of such a design is not always equal to the sum ($V_{\rm sum}$) of the individual $V_{\rm H}$, because the fourway conductive Hall-cross ports short the $V_{\rm H}$ generated by neighboring cells. A physical simulation of a series $V_{\rm H}$ summation shown in Fig. 6b and e, clearly shows a difference between V_{total} and V_{sum} . Another challenge in previous Hall NNs is the read disturbance, as both write and read driving currents share the same paths.

To overcome these challenges, we propose a Hall NN based upon two design principles. Firstly, MAC is conducted in current mode with clamped channels as shown in Fig. 6c. A physical simulation of electric potential distribution in Fig. 6d and f shows successful MAC operations where I_{total} is equal to the sum (I_{sum}) of the individual I_{H} . Secondly, we separate write and read driving current paths. Identical current readouts can be generated in both the transverse and lateral channels as shown in Fig. 5a, yet disturbance is significantly suppressed as I_y cannot induce magnetization switching with B_x (Fig. 5b).

The schematic of our Hall NN is presented in Fig. 7a. Three transistors are introduced to each Hall device to form a memory cell. Transistor $T_{\rm T}$, controlled by WWL, connects longitudinal node X + of the device to bus SL. Transistors T_L and T_R , both controlled by the RWL, connect the transverse nodes Y + and Y - to bus BL and BLB, respectively. The longitudinal node X – of the device is connected to SLB directly. Cells in the same row share WWL, RWL, and SLB buses, while cells of the same column share the same SL, BLB, and BL. The perpendicular SL and SLB orientation is necessary to allow both read and NN operations in the same array. The operation waveform and the conditions of each device during operations are displayed in Figs. 7b-c. During a memory write, the WWL of the selected row is activated, while the other WWLs and all RWLs are grounded. SL and SLB are biased to the write conditions to switch the device to the desired state, e.g., $V_{SL} = V_W$; $V_{SLB} = V_{VGND}$ for each row. During a memory read, both the WWL and the RWL of the selected row are activated, all BLs and BLBs are biased to the read driving voltage $V_{\rm R}$, and all SLs and SLBs are clamped to the read clamp voltage V_{clamp} with the center node of the Hall device virtually grounded, e.g., $V_{\rm BL,BLB} = V_{\rm VGND} \pm$ $\frac{V_{\rm R}}{2}$; $V_{\rm SL,SLB} = V_{\rm VGND} \pm \frac{V_{\rm CLAMP}}{2}$. The state of the selected cell is confirmed by the Hall current on each SL. The virtual ground $V_{\rm VGND}$ design avoids sneaky paths in the Hall NN. During an NN operation, all WWLs and RWLs are turned on. The NN inputs V_{in} are applied to the BLs and BLBs, and V_{clamp} in reverse are applied to the SLs and SLBs, e.g., $V_{BL,BLB}[i] =$ $V_{\text{VGND}} \pm \frac{V_{\text{in}}[i]}{2}$; $V_{\text{SL,SLB}} = V_{\text{VGND}} \mp \frac{V_{\text{CLAMP}}}{2}$. The NN operation results are determined by the currents on each *SLB*.

IV. RESULTS

The setup and experimental results for the Hall voltagebased and current-based MAC operation are shown in Figs. 8ad, which are consistent with simulations in Fig. 6. We then consider a 3-input NN operation where the inputs and weights are binarized, e.g., $V_{VGND} \pm V_{in}$ as inputs and $m_z = \pm 1$ as weights. The total current I_{total} as a function of the MAC result across different combinations of I_{in} and weights is displayed in Fig. 8e. The linear relation between I_{total} and the MAC result confirms the correct operation of the current-based Hall NN.

The Hall NN is benchmarked using a 22 nm process design kit. The device is modelled in Verilog-A using a distributed conductance-transconductance model (Fig. 3) with parameters extracted from the experiments. Simulation waveforms of a 3 × 3 Hall NN is presented in Fig. 9a. In cycles 1 to 3, the array is programmed to the pattern [[-1, +1, -1], [+1, -1, -1], [+1, +1, +1]]. Read verification is carried out in cycles 4 to 6, where there are distinct currents for the two states (1.33 uA and 2.26 uA). In cycle 7, the NN operation of the stored weights with the input pattern of [+1, -1, +1] is computed. The currents of 4.33 uA, 6.27 uA, and 5.32 uA on each *SLB* correspond to the MAC results of -1, 3, 1, respectively, confirming the NN function. Note that while any value of V_{clamp} and V_{R} can be used, we set both to 10 mV to ensure that the readout current always flows in the same direction to allow simple current-mirror readout.

To show the relevance of cryogenic IMC for quantum computing, the performance of the MTI NN is then analyzed in circuit-level and RL training for qubit preparation. From layout and parasitic extraction for a 512 × 512 MTI NN with a 50×50 nm device size, the network achieves a 90% lower write energy and 10 times higher TOPS/W compared with MRAM (Table 1), where an MTI device with multi-states is considered as 4 bits [13]. For qubit preparation in Figs. 9b-d, the task aims to control the state of k=8 serially coupled spins via magnetic flux pulses and drive them from an initial state to a target state with a measured 2% write and read noise [7]. We compared the RL methods on software and MTI with the conventional Krotov method. The result shows that the MTI NN and full-precision network using RL are more robust to the magnetic flux noise. The bipolar MTI NN shows softwarelevel accuracy, while the fidelity of unipolar NN is low.

V. CONCLUSION

This paper for the first time experimentally demonstrates the basic operations and proposes a scalable circuit architecture of an MTI Hall-based NN accelerator utilizing Hall current summation and transverse read scheme. Giant $\pm R_{\rm H}$ and low switching current promise efficient NN operations at 2 K. The MTI NN features a 90% lower write energy and 10 times higher TOPS/W than MRAM NNs in the circuit level simulation. The RL agent model using MTI NN for qubit preparation achieved comparable performance with fullprecision software. Overall, this work provides an efficient and accurate Hall NN solution for cryogenic IMC.

ACKNOWLEDGEMENTS

The authors thank Dr. Kang Wang and Dr. Peng Zhang of UCLA for providing the MTI thin films. This research was supported by National Key R&D Program of China (Grants No.2021YFA1401500), NSFC youth program (Grant No. 12304137), AI Chip Center for Emerging Smart Systems, and the State Key Laboratory of Advanced Displays and Optoelectronics Technologies.

References

[1] C. Xue et. al., JSSC, 2019; [2] W. Khwa et. al., ISSCC, 2022; [3] Q. Dong et. al., ISSCC, 2020; [4] V.V. Sivak et al., Nature 616, 50–55, 2023; [5] K. Reuer et al., Nat Commun 14, 7138, 2023; [6] V. V. Sivaket. et. al., Phys. Rev. X 12, 011059, 2022; [7] X.M. Zhang et.al., npj Quantum Information, 5:85, 2019; [8] S. Alam et.al., Nat Electron, 6, 185–198, 2023; [9] J. Doevenspeck et al., Symp. VLSI, 2021; [10] N. Xu et. al., IEDM, 2018; [11] Q. Shao et al., IEDM, 2019; [12] X. Lan et al., Advanced Intelligent Systems, 2021. [13] Y. Liu, et al., arXiv preprint arXiv:2209.09443, 2022.



simulated voltage distribution; (e) Simulated V_{total} as a function of V_{in} , where there exists a clear difference between the sum of the V_{H} and V_{total} , mainly due to the shorted center cells not contributing to V_{total} . (f) Simulated I_{total} as a function of V_{in} , which shows similar results between sum of I_{H} and I_{total} .

